

Gallium Nitride E-Mode HEMT

GS700EWF460G1: 460mΩ, 700V



Description

This is a 700V GaN-on-Si enhancement-mode power transistor. The properties of GaN allow for high current, high breakdown voltage and high switching frequency.

Features

- Ultra-low FOM
- Ultra-high switching frequency
- Reverse current capability
- Zero reverse recovery loss
- Monolithic integrated ESD protection
- RoHS, Pb-free, REACH-compliant

Applications

- AC/DC converters
- DC/DC converters
- Bridgeless totem pole PFC
- Fast chargers
- Power adapters
- LED lighting drivers
- Wireless power transfer
- Laser drivers
- TV display

Table 1 Key Performance Parameters at $T_j = 25\text{ }^{\circ}\text{C}$

Parameters	Values	Units
$V_{DS, \max}$	700	V
$R_{DS(on), \max}$	600	mΩ
Q_G	0.7	nC
I_D, Pulse	6	A
$Q_{OSS} @ 400\text{ V}$	6.8	nC

Table 2 Ordering Information

Ordering Code	MOQ
GS700EWF460G1	12pcs Wafers

Table of contents

Features.....	1
Applications.....	1
Table of contents.....	2
1 Maximum ratings.....	3
2 Thermal characteristics.....	3
3 Electrical characteristics.....	4
4 Electrical characteristics diagram.....	6
5 Die Information.....	12
6 Wafer Information.....	13
7 Revision history	14

1 Maximum ratings

at $T_j = 25\text{ °C}$ unless otherwise specified. Continuous application of maximum ratings can deteriorate transistor lifetime.

Table 3 Maximum rating

Parameters	Symbols	Values	Units	Notes/Test Conditions
Drain-source voltage	$V_{DS, max}$	700	V	$V_{GS} = 0\text{ V}$ $T_j = -55\text{ °C to }150\text{ °C}$
Drain-source voltage transient ¹	$V_{DS, transient}$	800	V	$V_{GS} = 0\text{ V}$
Continuous current, drain-source	I_D	3.3	A	$T_c = 25\text{ °C}$
Pulsed current, drain-source ²	$I_{D, pulse}$	6	A	$T_c = 25\text{ °C}; V_G = 6\text{ V}$
Pulsed current, drain-source ²	$I_{D, pulse}$	3.3	A	$T_c = 125\text{ °C}; V_G = 6\text{ V}$
Gate-source voltage, continuous	V_{GS}	-1.4 to +7	V	$T_j = -55\text{ °C to }150\text{ °C}$
Gate-source voltage, pulsed	$V_{GS, pulse}$	-20 to +10	V	$T_j = -55\text{ °C to }150\text{ °C};$ $t_{Pulse} = 50\text{ ns}, f = 100\text{ kHz};$ open drain
Power dissipation	P_{tot}	32	W	$T_c = 25\text{ °C}$
Operating temperature	T_j	-55 to +150	°C	
Storage temperature	T_{stg}	-55 to +150	°C	

1. $V_{DS, transient}$ is intended for surge rating during non-repetitive events, $t_{Pulse} < 1\text{ }\mu\text{s}$.

2. Pulse width = 10 μs .

2 Thermal characteristics

Table 4 Thermal characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-ambient	R_{thJA}		80		°C/W	
Thermal resistance, junction-case	R_{thJC}	-	3.5	-	°C/W	
Reflow soldering temperature	T_{sold}	-	-	260	°C	MSL3

3 Electrical characteristics

at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise.

Table 5 Static characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.2	1.6	2.5	V	$I_D = 3.5\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	2.0	-		$I_D = 3.5\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150\text{ }^{\circ}\text{C}$
Drain-source leakage current	I_{DSS}	-	0.01	0.5	μA	$V_{DS} = 700\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	0.6	-		$V_{DS} = 700\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}	-	0.5		μA	$V_{GS} = 6\text{ V}$; $V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	460	600	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 1.4\text{ A}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	1100	-	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 1.4\text{ A}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate resistance	R_G	-	15	-	Ω	$f = 5\text{ MHz}$; open drain

Table 6 Dynamic characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	27	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Output capacitance	C_{oss}	-	9	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Reverse transfer capacitance	C_{rss}	-	0.1	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	12.7	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	18.3	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Output charge	Q_{oss}	-	6.8	-	nC	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Turn-on delay time	$t_{d(on)}$	-	1	-	ns	$V_{DS} = 400\text{ V}$; $I_D = 2.8\text{ A}$; $L = 318\text{ }\mu\text{H}$; $V_{GS} = 6\text{ V}$; $R_{on} = 10\text{ }\Omega$; $R_{off} = 2\text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	-	10	-	ns	
Rise time	t_r	-	4	-	ns	
Fall time	t_f	-	10	-	ns	

1. $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

2. $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 7 Gate charge characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate charge	Q_G	-	0.7	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V};$ $I_D = 1.4 \text{ A}$
Gate-source charge	Q_{GS}	-	0.2	-	nC	
Gate-drain charge	Q_{GD}	-	0.3	-	nC	
Gate plateau voltage	V_{plat}	-	2.5	-	V	$V_{DS} = 400 \text{ V}; I_D = 1.4 \text{ A}$

Table 8 Reverse conduction characteristics


Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Source-drain reverse voltage	V_{SD}	-	4,4	-	V	$V_{GS} = 0 \text{ V}; I_{SD} = 1.4 \text{ A}$
Pulsed current, reverse	$I_{S, pulse}$	-	-	6	A	$V_{GS} = 6 \text{ V}$
Reverse recovery charge ¹	Q_{rr}	-	0	-	nC	$I_{SD} = 1.4 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

1. Excluding Q_{oss}

4 Electrical Characteristics Diagram


at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise.

Figure 1 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 2 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 3 Typ. drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$


Figure 4 Typ. drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 5 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 25\text{ }^{\circ}\text{C}$$

Figure 6 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 125\text{ }^{\circ}\text{C}$$

Figure 7 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 25\text{ }^{\circ}\text{C}$$

Figure 8 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 125\text{ }^{\circ}\text{C}$$

Figure 9 Typ. transfer characteristics


$$I_D = f(V_{GS}); V_{DS} = 3 \text{ V}$$

Figure 10 Typ. gate-to-source leakage


$$I_G = f(V_{GS}); V_D = \text{open}$$

Figure 11 Drain-source leakage characteristics


$$I_{DSS} = f(V_{DS}); V_{GS} = 0 \text{ V}$$


Figure 12 Typ. capacitances

 $C_{XSS} = f(V_{DS})$; Freq. = 100kHz


Figure 13 Typ. gate charge

 $V_{GS} = f(Q_G)$; $V_{DS} = 400$ V; $I_D = 1.4$ A


Figure 14 Typ. output charge

 $Q_{OSS} = f(V_{DS})$; Freq. = 100kHz





Figure 15 Typ. Coss stored energy

 $E_{OSS} = f(V_{DS})$; Freq. = 100kHz

Figure 16 Gate threshold voltage



$$V_{GS(TH)} = f(T_j); V_{GS} = V_{DS}; I_D = 16 \text{ mA}$$

Figure 17 Drain-source on-state resistance






$$R_{DS(on)} = f(T_j); I_D = 5 \text{ A}; V_{GS} = 6 \text{ V}$$


Figure 18 Power dissipation


$$P_{tot} = f(T_c)$$

Figure 19 Max.transient thermal impedance


$$Z_{thJC} = f(t_p, D)$$

Figure 20 Safe Operation Area

 $I_d = f(V_{ds}); T_c = 25^\circ\text{C}$
Figure 21 Safe Operation Area

 $I_d = f(V_{ds}); T_c = 125^\circ\text{C}$
Figure 22 Switching time test circuit

 $V_{DS} = 400\text{ V}, I_D = 6\text{ A}, L = 318\text{ }\mu\text{H}, V_{GS} = 6\text{ V},$
 $R_{on} = 10\text{ }\Omega, R_{off} = 2\text{ }\Omega$
Figure 23 Typ. switching time waveforms




Physical Characteristics		Unit
Wafer Size	6	Inches
Wafer Thickness	1150	μm
Die Size (with S/L)	1.510×1.211	mm ²
Scribe Street width	70	μm
Top Metal Materials	Al-Si	
Top Metal Thickness	4	μm
Passivation Materials	SiN, SiO2	
Passivation Thickness	2.1	μm
PI Materials	Polyimide	
PI Thickness	8	μm
Gate Pad Size	164×110	μm ²
Source Pad Size	578×110	μm ²
Drain Pad Size	875×110	μm ²
Backside	Si	

6 Wafer Information

Standard Map Setup

基本资料设定

Wafer Size

6

寸

Technology ID

D65PX11

Product ID

AC0026A1

Query

Shot Size

Width

18.126

mm

Height

18.165

mm

Shot Die数量

X Die

12

颗

Y Die

15

颗

Die Size

X Die

mm

Y Die

mm

Query

PCM生成

外围设定

缩进量

3

mm

圆心位移

横向

0

μm

纵向

0

μm

平边位置

大边

度

小边

度

平边尺寸

大边

mm

小边

mm

Notch位置

0

度

预览

绘图结果

Gross Die数量

8324

PCM in Die

362

Die Pitch_X(μm)

1510.5

Complete Shot

37

Die Pitch_Y(μm)

1211.0

Partial Shot

32

导出


导出Map


保存

180度

270度

90度





7 Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2025-01-23	1.0 version release
2.0	2025-04-28	Implemented the Wafer Information
3.0	2025-05-23	Implemented the Electrical Characteristic Diagram