

Gallium Nitride E-Mode HEMT

GS700EWF360G0: 360m Ω , 700V



Description

This is a 700V GaN-on-Si enhancement-mode power transistor. The properties of GaN allow for high current, high breakdown voltage and high switching frequency.

Features

- Ultra-low FOM
- Ultra-high switching frequency
- Reverse current capability
- Zero reverse recovery loss
- Monolithic integrated ESD protection
- RoHS, Pb-free, REACH-compliant

Applications

- AC/DC converters
- DC/DC converters
- Bridgeless totem pole PFC
- Fast chargers
- Power adapters
- LED lighting drivers
- Wireless power transfer
- Laser drivers
- TV display

Table 1 Key Performance Parameters at T_j = 25 °C

Parameters	Values	Units
V _{DS, max}	700	V
R _{DS(on), Typ}	360	m Ω
Q _G	1.4	nC
I _{D, Pulse}	9	A
Q _{oss @ 400 V}	8.9	nC

Table 2 Ordering Information

Ordering Code	MOQ
GS700EWF360G0	12pcs Wafers

Table of contents

Features.....	1
Applications.....	1
Table of contents.....	2
1 Maximum ratings.....	3
2 Electrical characteristics.....	4
3 Electrical characteristics diagrams.....	6
4 Chip Information.....	12
5 Wafer Information.....	13
6 Revision history.....	14

1 Maximum ratings

at $T_j = 25\text{ °C}$ unless otherwise specified. Continuous application of maximum ratings can deteriorate transistor lifetime.

Table 3 Maximum rating

Parameters	Symbols	Values	Units	Notes/Test Conditions
Drain-source voltage	$V_{DS, \max}$	700	V	$V_{GS} = 0\text{ V}$ $T_j = -55\text{ °C to }150\text{ °C}$
Drain-source voltage transient ¹	$V_{DS, \text{transient}}$	800	V	$V_{GS} = 0\text{ V}$
Continuous current, drain-source	I_D	4	A	$T_c = 25\text{ °C}$
Pulsed current, drain-source ²	$I_{D, \text{pulse}}$	8	A	$T_c = 25\text{ °C}; V_G = 6\text{ V}$
Pulsed current, drain-source ²	$I_{D, \text{pulse}}$	4	A	$T_c = 125\text{ °C}; V_G = 6\text{ V}$
Gate-source voltage, continuous	V_{GS}	-1 to +6	V	$T_j = -55\text{ °C to }150\text{ °C}$
Gate-source voltage, pulsed	$V_{GS, \text{pulse}}$	-20 to +10	V	$T_j = -55\text{ °C to }150\text{ °C};$ $t_{\text{Pulse}} = 50\text{ ns}, f = 100\text{ kHz};$ open drain
Power dissipation	P_{tot}	40	W	$T_c = 25\text{ °C}$
Operating temperature	T_j	-55 to +150	°C	
Storage temperature	T_{stg}	-55 to +150	°C	

1. $V_{DS, \text{transient}}$ is intended for surge rating during non-repetitive events, $t_{\text{Pulse}} < 1\text{ }\mu\text{s}$.

2. Pulse width = 10 μs .

2 Electrical characteristics

at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise.

Table 4 Static characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.2	1.6	2.5	V	$I_D = 4\text{mA}$; $V_{DS} = V_{GS}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	2	-		$I_D = 4\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150\text{ }^{\circ}\text{C}$
Drain-source leakage current	I_{DSS}	-	0.01	0.5	μA	$V_{DS} = 700\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	3	-		$V_{DS} = 700\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}	-	0.7		μA	$V_{GS} = 6\text{ V}$; $V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	360	500	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 2\text{ A}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	940	-	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 2\text{ A}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate resistance	R_G	-	13.5	-	Ω	$f = 5\text{ MHz}$; open drain

Table 5 Dynamic characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	37	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Output capacitance	C_{oss}	-	13	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Reverse transfer capacitance	C_{rss}	-	0.01	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ KHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	16	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	28	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Output charge	Q_{oss}	-	8.9	-	nC	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Turn-on delay time	$t_{d(on)}$	-	3	-	ns	$V_{DS} = 400\text{ V}$; $I_D = 4\text{ A}$; $L = 318\text{ }\mu\text{H}$; $V_{GS} = 6\text{ V}$; $R_{on} = 10\text{ }\Omega$; $R_{off} = 2\text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	-	6	-	ns	
Rise time	t_r	-	5	-	ns	
Fall time	t_f	-	9	-	ns	

1. $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

2. $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 6 Gate charge characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate charge	Q_G	-	1.4	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V};$ $I_D = 2 \text{ A}$
Gate-source charge	Q_{GS}	-	0.3	-	nC	
Gate-drain charge	Q_{GD}	-	0.8	-	nC	
Gate plateau voltage	V_{plat}	-	2.5	-	V	$V_{DS} = 400 \text{ V}; I_D = 2 \text{ A}$

Table 7 Reverse conduction characteristics


Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Source-drain reverse voltage	V_{SD}	-	4.4	-	V	$V_{GS} = 0 \text{ V}; I_{SD} = 2 \text{ A}$
Pulsed current, reverse	$I_{S, \text{pulse}}$	-	-	9	A	$V_{GS} = 6 \text{ V}$
Reverse recovery charge ¹	Q_{rr}	-	0	-	nC	$I_{SD} = 2 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

1. Excluding Q_{oss}

3 Electrical characteristics diagrams


at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise.

Figure 1 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 2 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 3 Typ. drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$


Figure 4 Typ. drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 5 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 25\text{ }^{\circ}\text{C}$$

Figure 6 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_J = 125\text{ }^{\circ}\text{C}$$

Figure 7 Typ. transfer characteristics



$$I_D = f(V_{GS}); V_{DS} = 3\text{ V}$$

Figure 8 Typ. gate-to-source leakage



$$I_G = f(V_{GS}); V_D = \text{open}$$

Figure 9 Drain-source leakage characteristics



$$I_{dss} = f(V_{ds}); V_{gs} = 0V$$

Figure 10 Typ. capacitances



$$C_{xss} = f(V_{ds}); \text{Freq.} = 100\text{kHz}$$

Figure 11 Typ. gate charge



$$V_{gs} = f(Q_g); V_{ds} = 400V; I_D = 2A$$

Figure 12 Typ. output charge



$$Q_{oss} = f(V_{DS}); \text{Freq.} = 100\text{kHz}$$

Figure 13 Typ. C_{oss} stored energy



$$E_{oss} = f(V_{DS}); \text{Freq.} = 100\text{kHz}$$

Figure 14 Gate threshold voltage



$$V_{GS(TH)} = f(T_j); V_{GS} = V_{DS}; I_D = 16 \text{ mA}$$

Figure 15 Drain-source on-state resistance



$$R_{DS(on)} = f(T_j); I_D = 5 \text{ A}; V_{GS} = 6 \text{ V}$$

Figure 16 Power dissipation



$$P_{tot} = f(T_c)$$

Figure 17 Max.transient thermal impedance



$$Z_{thjc} = f(t_p, D)$$

Figure 18 Safe Operation Area



$$I_d = f(V_{ds}); T_c = 25^\circ\text{C}$$

Figure 19 Safe Operation Area


$$I_d = f(V_{ds}); T_c = 125^\circ\text{C}$$


Figure 20 Switching time test circuit


$V_{DS} = 400 \text{ V}$, $I_D = 6 \text{ A}$, $L = 318 \mu\text{H}$, $V_{GS} = 6 \text{ V}$,
 $R_{on} = 10 \Omega$, $R_{off} = 2 \Omega$

Figure 21 Typ. switching time waveforms


4 Chip information

Parameter	Parameter
Wafer Size	6inch
Die size (With SL)	1585um*1459um
Gate Pad Size	164um*138um
Source Pad Size	480um*138um*2
Drain Pad Size	998um*138um
Scribe Line Size (PBO CD)	50um
Top metal	4um, AlSi
Chip surface	3 um SiO ₂ + 0.5um SiN+10um PI
Recommended dicing method	Direct cutting without laser grooving



5 wafer Information

基本资料设定

晶圆尺寸

6 寸

技术 ID

D65PX11

产品 ID

AC0017A1

查询

Shot Size

宽度

17.435 毫米

高度

17.508 毫米

Shot Die数量

X 模具

11 颗

Y 模具

12 颗

芯片尺寸

X 模具

1.585 毫米

Y 模具

1.459 毫米

查询

PCM修改

外圈设定

端进量

3 毫米

圆心位移

横向

0 微米

纵向

0 微米

平边位置

大边

度

小边

度

平边尺寸

大边

毫米

小边

毫米

Notch位置

0 度

预览

绘图结果

Gross Die数量:

6549

模具Pitch_X (μm):

1585.0

芯片 Pitch_Y (μm):

1459.0

PCM in Die (芯片中 PCM):

309

光阻清洗:

37



部分拍摄:

32

导出

导出Map

保存

6 Revision History

Major changes since the last revision

Revision	Date	Description of changes
1.0	2025-04-25	1.0 version release
2.0	2025-11-27	Update Electrical Cz data and Chip Infomatiion