

# Gallium Nitride E-mode HEMT GS650EDC090B: 90 mΩ, 650V

## Description

Gallium Nitride High-Electron-Mobility Transistors (HEMTs) have shown outstanding results in high power applications. The large bandgap results in a high breakdown field, allowing for high operating voltages. Its inherent two-dimensional electron gas (2-DEG) at the AlGaN/GaN interface yields a high electron sheet charge density and mobility, significantly reducing resistive losses in power transistors. Additionally, due to the low gate charge and reverse recovery charge, the switching losses are reduced and switching speeds increased compared to traditional silicon power devices. The p-GaN gate is implemented to ensure the desired enhancement mode (normally-off) operation and improved slew rates.

The GS650EDC090B can be delivered as separate dice in waffle pack or packaged in a PDFN 8x8 or PDFN 5x6 with exposed paddle allowing an excellent thermal contact.

### Features


- 650V enhancement mode power transistor
- 850V transient drain-to-source voltage
- Rds,on(typ) = 90 m $\Omega$
- Ids.max = 16.7 A•
- Ultra-low FOM
- Simple gate drive requirements: 0 to 6 V
- Transient tolerant gate drive: -20 V / +10 V
- High switching frequency > 1 MHz
- Reverse conduction capability
- Zero reverse recovery loss


### **Applications**

- Wall wart adapters
- **Power Factor Correction**
- LED drivers
- **Battery Chargers**
- Industrial Power Supplies
- Motor drivers

Outline


PDFN 5x6






PDFN 8x8





Symbol



### Ordering

The GS650EDC090B is not a product for sale. It is a product sample to demonstrate the capabilities of the Power GaN process.



#### Absolute Maximum Ratings (T<sub>J</sub> = 25°C unless otherwise noted)

Table 1						
Parameter	Symbol	Value	Unit			
Operating Junction Temperature	TJ	-55 to +150	°C			
Drain to Source Voltage	V <sub>DS</sub>	650	V			
Drain to Source Voltage – transient (note 1)	V <sub>DS,trans</sub>	850	V			
Gate to Source Voltage	$V_{GS}$	-10 to +7	V			
Gate to Source Voltage – transient (note 1)	V <sub>GS,trans</sub>	-20 to + 10	V			
Drain Current – continue	I <sub>DS</sub>	16,7	A			
Pulsed Drain Current (note 2)	I <sub>DS,P</sub>	33,4	A			

(1) For t ≤ 1 μs

(2) Pulse width 10  $\mu$ s, V<sub>GS</sub> = 6 V

#### Thermal Characteristics PDFN 8x8 (Typical Values unless otherwise noted)


#### Table 2 Parameter Symbol Value Unit Thermal Resistance Junction - to - Case $R_{\Theta\text{-JC}}$ 1,4 K/W K/W Thermal Resistance Junction - to - Ambient (3) 36,5 $R_{\Theta\text{-}JA}$ °C Maximum Solder Temperature 260 $\mathsf{T}_{\mathsf{SOLD}}$


(3) JEDEC JESD51

#### Electrical Characteristics (Typical Values @ T<sub>J</sub> = 25°C unless otherwise noted)


Table 3						
Parameter	Condition	Symbol	Min	Тур	Max	Unit
Drain to Source Blocking	V <sub>GS</sub> = 0 V, I <sub>DSS</sub> ≤ 18 μA	V <sub>BDSS</sub>	650			V
Voltage						
On Resistance	$V_{GS} = 6 V, I_{DS} = 1 A$	R <sub>DSon</sub>		90		mΩ
Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 14 \text{ mA}$	V <sub>Th</sub>	0.9	2.0	3.0	V
Gate to Source Current	$V_{GS} = 6 V, V_{DS} = 0 V$	I <sub>GS</sub>		480		μA
Drain to Source Leakage	$V_{DSS} = 650 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	I <sub>DSS</sub>			7,2	μA
Current						·
Input Capacitance		CISS		132		рF
Output Capacitance	$V_{DS} = 400 V$	C <sub>OSS</sub>		72		рF
Reverse Transfer	V <sub>GS</sub> = 0 V f = 100 kHz	C <sub>RSS</sub>		0.05		рF
Capacitance						-
Output Charge	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$	Q <sub>OSS</sub>		41		nC
Output Cap stored energy	$V_{DS} = 400 V$	Eoss		6.5		μJ
	$V_{GS} = 0 V, f = 100 \text{ kHz}$					
Total Gate Charge	Vds = 0  to  400  V,	Qg		3.1		nC
	Vgs = 0 to 6 V	-				
Effective Output	Vds = 0  to  400  V,	Co <sub>(er)</sub>		81		pF
Capacitance, Energy	Vgs = 0 V					
related						
Effective Output	Vds = 0  to  400  V,	Co <sub>(tr)</sub>		102		pF
Capacitance, Time related	Vgs = 0 V					













#### **Test Circuits**




Fig 13: Switching Test Circuit





Fig 14: Switching Time Waveforms



### Package Information


#### Bare Die

Dimensions of the pads in  $\mu$ m refer to the passivation and polyimide opening. Drawing is not to scale.







### DFN 5x6 outline



Bottom view




Front view




	Symbol	Min	Тур	Max
Total thickness	А	0.80	0.85	0.90
Stand off	A1	0.00	0.02	0.05
L/F thickness	A2	0.203		
Lead width	b	0.40	0.45	0.50
Body size X	D	4.90	5.00	5.10
EP size X	D1	4.16	4.26	4.36
Body size Y	Е	5.90	6.00	6.10
EP size Y	E1	1.95	2.05	2.15
Lead pitch	e	1.27		
Lead length	L	0.575	0.675	0.775
Camfer	h	0.20	0.30	0.40
Gap between lead and pkg	K1	0.80	0.27	0.80
Gap between lead and pad	K2		0.40	



#### DFN 8x8 outline




Bottom view



		Symbol	Min	Тур	Max	
	Total thickness	А	0.80	0.85	0.90	
	Stand off	A1	0.00	0.03	0.05	
	L/F thickness	A2	0.203			
	Lead width	b	0.95	1.00	1.05	
	Body size X	D	7.90	8.00	7.90	
	EP size X	D1	6.84	6.94	7.04	
	Body size Y	E	7.90	8.00	7.90	
	EP size Y	E1	3.10	3.20	3.30	
	Lead pitch	е	2.00			
	Lead length	L	0.575	0.675	0.775	
	Radius	R	0.20	0.30	0.40	
	Gap between lead and pkg	K1	0.40	0.50	0.60	
	Gap between lead and pad	К2	0.15	0.25	0.35	

#### Front view



#### Disclaimer

This Product Sample is not a finished product and is not available for sale to consumers. The Product Sample is only intended for research, development, demonstration, and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. These persons assume full responsibility/liability for proper and safe handling of the Product Sample. Any other use, resale or redistribution of the Product Sample for any other purpose is strictly prohibited.